08/890892

- 15 -

## **ABSTRACT**

Protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is not suited, sharacterised in that it comprises a program part (30) including an incrementation register (31), a program memory (33) connected to the incrementation register (31) in order to receive addresses thereof, a decoding part (35) intended to receive instructions from the program memory (33) of the program part (30) with a view to executing the said instruction in two cycles, and a data part (36) for executing the instruction.

Figure 8